Motor Evaluation Kit NEVC-MCTRL-100-t01-1.0.0
Firmware for NEVB-MCTRL-100-01 for trapezoidal control of BLDC motors using Hall-effect sensors
|
▼Motor Configuration Definitions | Collection of definitions that control system behavior |
User Settable Defines | These defines can be modified by the user |
▼System Constant Defines | These defines should not be modified by the user |
PLL Post-scaler Macros | PLL post-scaler selection bits (PLLTM1:0) for High Speed Timer in PLLFRQ |
Deadtime Pre-scaler Macros | Deadtime generator pre-scaler selection bits (DTPS41:0) in TCCR4B |
Timer 1 (and 3) Clock Select Macros | Timer 1 (and 3) clock selection bits (CS12:0/CS12:0) for TCCR1B/TCCR3B |
Timer 4 Clock Select Macros | Timer 4 clock selection bits (CS43:0) for TCCR4B |
ADC Multiplexer Select Macros | ADC multiplexer selection bits (MUX5 and MUX4:0) in ADCSRB and ADMUX respectively |
ADC Pre-scaler Macros | ADC pre-scaler selection bits (ADPS2:0) in ADCSRA |
ADC Reference Macros | ADC voltage reference selection bits (REFS1:0) in ADMUX |
ADC Auto Trigger Macros | ADC auto trigger source selection bits (ADTS3:0) in ADCSRB |
Derived Defines | These defines are derived from the user settable defines |